ATMEGA16-16AU SL383 Atmel, ATMEGA16-16AU SL383 Datasheet - Page 232

• Manufacturer Part Number: ATMEGA16-16AU SL383
• Description: IC MCU 8BIT 16KB FLASH 44TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA16-16AU SL383

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Size: 16KB (8K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-TQFP, 44-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Boundary-scan
Chain
Scanning the Digital
Port Pins
2466T–AVR–07/10
The Boundary-scan chain has the capability of driving and observing the logic levels on the digi-
tal I/O pins, as well as the boundary between digital and analog logic for analog circuitry having
Off-chip connection.
Figure 116
cell consists of a standard Boundary-scan cell for the Pull-up Enable – PUExn – function, and a
bi-directional pin cell that combines the three signals Output Control – OCxn, Output Data –
ODxn, and Input Data – IDxn, into only a two-stage Shift Register. The port and pin indexes are
not used in the following description.
The Boundary-scan logic is not included in the figures in the datasheet.
ple digital Port Pin as described in the section
details from
When no alternate port function is present, the Input Data – ID – corresponds to the PINxn Reg-
ister value (but ID has no synchronizer), Output Data corresponds to the PORT Register, Output
Control corresponds to the Data Direction – DD Register, and the Pull-up Enable – PUExn – cor-
responds to logic expression PUD · DDxn · PORTxn.
Digital alternate port functions are connected outside the dotted box in
scan chain read the actual pin value. For Analog function, there is a direct connection from the
external pin to the analog circuit, and a scan chain is inserted on the interface between the digi-
tal logic and the analog circuitry.
Figure 116. Boundary-scan Cell for Bidirectional Port Pin with Pull-up Function.
Pullup Enable (PUE)
Output Control (OC)
Output Data (OD)
Input Data (ID)
shows the Boundary-scan Cell for a bi-directional port pin with pull-up function. The
Figure 116
From Last Cell
0
1
replaces the dashed box in
0
1
0
1
0
1
ShiftDR
ClockDR
D
D
D
FF2
FF1
FF0
To Next Cell
Q
Q
Q
UpdateDR
“I/O Ports” on page
Figure
D
G
D
G
D
G
LD2
LD1
LD0
Q
Q
Q
117.
0
1
0
1
0
1
EXTEST
ATmega16(L)
50. The Boundary-scan
Figure 117
Figure 117
Vcc
Port Pin (PXn)
shows a sim-
to make the
232