ATMEGA32U4-MUR Atmel, ATMEGA32U4-MUR Datasheet - Page 148

• Manufacturer Part Number: ATMEGA32U4-MUR
• Description: MCU AVR 16K FLASH 16MHZ 44VQFN
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA32U4-MUR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 26
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 2.5K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-VQFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

15.6.2
7766F–AVR–11/10
Enhanced Compare/PWM mode
When the bit ENHC4 of TCCR4E register is set, the Enhanced Compare/PWM mode is enabled.
This mode allows user to add an accuracy bit to Output Compare Register OCR4A, OCR4B and
OCR4D. Like explained previously, a compare condition appears when one of the three Output
Compare Registers (OCR4A/B/D) matches the value of TCNT4 (10-bits resolution). In basic
PWM Mode, the corresponding enabled output toggles on the Compare Match. The Enhanced
Compare/PWM mode introduces a bit that determines on which internal clock edge the Com-
pare Match condition is actually signalled. That means that the corresponding outputs will toggle
on the standard clock edge (like in Normal mode) if the LSB of OCR4A/B/D is ‘0’, or on the oppo-
site (next) edge if the LSB is ‘1’.
User will notice that between Normal and Enhanced PWM modes, the output frequency will be
identical, while the PWM resolution will be better in second case.
Writing to the Output Compare registers OCR4A/B/D or reading them will be identical in both
modes. In Enhanced mode, user must just consider that the TC4H register can be up to 3-bits
wide (and have the same behavior than during 2-bits operation). That will concern OCR4A,
OCR4B and OCR4D registers accesses only. Indeed, the OCR4C register must not include the
additional accuracy bit, and remains in the resolution that determines the output signal period.
Figure 15-10. How register access works in Enhanced mode
That figure shows that the true OCR4A/B/D value corresponds to the value loaded by the user
shifted on the right in order to transfer the least significant bit directly to the Waveform genera-
tion module.
The maximum available resolution is 11-bits, but any other resolution can be specified. For
example, a 8-bits resolution will allow to obtain the same frequency than a Normal PWM mode
with 7-bits resolution.
Example:
– PLL Postcaler output = 64 MHz, No Prescaler on Timer/Counter4.
– Setting OCR4C = 0x7F determines a full 7-bits theoretical resolution, and so a
Configuration
500kHz output frequency.
OCR4C<9:0>
TCNT4<9:0>
bits
OCR4A/B/D
True
10
(TC4H)
9
Output Compare Module A/B/D
Waveform Generation
8
9
8
7
7
6
6
Pin Toggle
5
5
(OCR4A/B/D)
4
4
Enhanced
Mode
3
3
2
2
1
1
0
0
ATmega16/32U4
ENHC4
User Interface Side
Timer Logic Side
148