ATMEGA32U4-MUR Atmel, ATMEGA32U4-MUR Datasheet - Page 136

no-image

ATMEGA32U4-MUR

Manufacturer Part Number
ATMEGA32U4-MUR
Description
MCU AVR 16K FLASH 16MHZ 44VQFN
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheet

Specifications of ATMEGA32U4-MUR

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
26
Program Memory Size
32KB (16K x 16)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
44-VQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA32U4-MUR
Manufacturer:
UCC
Quantity:
1 001
14.10.17 Timer/Counter1 Interrupt Mask Register – TIMSK1
14.10.18 Timer/Counter3 Interrupt Mask Register – TIMSK3
14.10.19 Timer/Counter1 Interrupt Flag Register – TIFR1
7766F–AVR–11/10
• Bit 5 – ICIEn: Timer/Countern, Input Capture Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Input Capture interrupt is enabled. The corresponding Interrupt
Vector
• Bit 3 – OCIEnC: Timer/Countern, Output Compare C Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Output Compare C Match interrupt is enabled. The corresponding
Interrupt Vector
TIFRn, is set.
• Bit 2 – OCIEnB: Timer/Countern, Output Compare B Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Output Compare B Match interrupt is enabled. The corresponding
Interrupt Vector
TIFRn, is set.
• Bit 1 – OCIEnA: Timer/Countern, Output Compare A Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Output Compare A Match interrupt is enabled. The corresponding
Interrupt Vector
TIFRn, is set.
• Bit 0 – TOIEn: Timer/Countern, Overflow Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Overflow interrupt is enabled. The corresponding Interrupt Vector
(See “Interrupts” on page
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
(See “Interrupts” on page
R
7
R
0
7
0
7
R
0
(See “Interrupts” on page
(See “Interrupts” on page
(See “Interrupts” on page
6
R
0
6
R
0
6
R
0
61.) is executed when the TOVn Flag, located in TIFRn, is set.
5
ICF1
R/W
0
5
ICIE1
R/W
0
5
ICIE3
R/W
0
61.) is executed when the ICFn Flag, located in TIFRn, is set.
4
R
0
4
R
0
R
4
0
61.) is executed when the OCFnC Flag, located in
61.) is executed when the OCFnB Flag, located in
61.) is executed when the OCFnA Flag, located in
3
OCF1C
R/W
0
3
OCIE1C
R/W
0
3
OCIE3C
R/W
0
2
OCF1B
R/W
0
2
OCIE1B
R/W
0
2
OCIE3B
R/W
0
1
OCF1A
R/W
0
1
OCIE1A
R/W
0
ATmega16/32U4
1
OCIE3A
R/W
0
0
TOV1
R/W
0
0
TOIE1
R/W
0
0
TOIE3
R/W
0
TIFR1
TIMSK1
TIMSK3
136

Related parts for ATMEGA32U4-MUR