DF61543J40FPV Renesas Electronics America, DF61543J40FPV Datasheet - Page 373

IC H8SX/1543 MCU FLASH 144-LQFP

DF61543J40FPV

Manufacturer Part Number
DF61543J40FPV
Description
IC H8SX/1543 MCU FLASH 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8SX/1500r
Datasheet

Specifications of DF61543J40FPV

Core Processor
H8SX
Core Size
32-Bit
Speed
40MHz
Connectivity
CAN, I²C, SCI, SSU
Peripherals
DMA, Motor Control PWM, PWM, WDT
Number Of I /o
95
Program Memory Size
384KB (384K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b; D/A 2x8b
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
For Use With
R0K561582S000BE - KIT DEV RSK H8SX/1582F
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Oscillator Type
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF61543J40FPV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
DF61543J40FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Table 9.14 TIORL_0
Legend:
×: Don't care
Notes: 1. When bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and Pφ/1 is used as the
Bit 7
IOD3
0
0
0
0
0
0
0
0
1
1
1
1
2. When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer register, this
Bit 6
IOD2
0
0
0
0
1
1
1
1
0
0
0
1
TCNT_1 count clock, this setting is invalid and input capture is not generated.
setting is invalid and input capture/output compare is not generated.
Bit 5
IOD1
0
0
1
1
0
0
1
1
0
0
1
×
Bit 4
IOD0
0
1
0
1
0
1
0
1
0
1
×
×
TGRD_0
Function
Output
compare
register*
Input
capture
register*
2
2
TIOCD0 Pin Function
Output disabled
Initial output is 0 output
0 output at compare match
Initial output is 0 output
1 output at compare match
Initial output is 0 output
Toggle output at compare match
Output disabled
Initial output is 1 output
0 output at compare match
Initial output is 1 output
1 output at compare match
Initial output is 1 output
Toggle output at compare match
Capture input source is TIOCD0 pin
Input capture at rising edge
Capture input source is TIOCD0 pin
Input capture at falling edge
Capture input source is TIOCD0 pin
Input capture at both edges
Capture input source is channel 1/count clock
Input capture at TCNT_1 count-up/count-down*
Rev. 3.00 Sep. 24, 2009 Page 325 of 916
Description
Section 9 16-Bit Timer Pulse Unit (TPU)
REJ09B0381-0300
1

Related parts for DF61543J40FPV