PIC18F67J50-I/PT Microchip Technology, PIC18F67J50-I/PT Datasheet
PIC18F67J50-I/PT
Specifications of PIC18F67J50-I/PT
Available stocks
Related parts for PIC18F67J50-I/PT
PIC18F67J50-I/PT Summary of contents
Page 1
... TABLE 1: SILICON DEVREV VALUES Part Number PIC18F65J50 PIC18F66J50 PIC18F66J55 PIC18F67J50 PIC18F85J50 PIC18F86J50 PIC18F86J55 PIC18F87J50 Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format “DEVID DEVREV”. ...
Page 2
... C Master mode, narrow clock width upon slave clock stretch If interrupts are enabled delay needed CY after re-enabling the module SPI master, write collision for F /64 and OSC Timer2/2 In certain cases, PMP can override RH0 and RH1 (1) Affected Revisions © 2009 Microchip Technology Inc. ...
Page 3
... Affected Silicon Revisions © 2009 Microchip Technology Inc. PIC18F87J50 FAMILY 2. Module: MSSP (I When in I clock stretching, the first clock pulse after the slave releases the SCL line may be narrower than the configured clock width. This may result in the slave missing the first clock in the next transmission/ reception ...
Page 4
... The RH0 and RH1 pins will function normally and can still be used as standard GPIO if the PMP is disabled or the PMPMX Configuration bit is set. This issue only applies to the 80-pin devices (PIC18F85J50, PIC18F86J50, PIC18F86J55 and PIC18F87J50). Work around None. Affected Silicon Revisions © 2009 Microchip Technology Inc. ...
Page 5
... Writes per Erase Cycle WE † Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. © 2009 Microchip Technology Inc. PIC18F87J50 FAMILY 1. Module: Table 28-1: Memory Programming Requirements On page 430, parameter D132B is renamed, and ...
Page 6
... DD be used. Regulator Specifications Max Units Comments ±25 mV – 1 — dB 400 ns μs 10 — V Comments V , ENVREG = 3.0V DD Capacitor must be low series resistance (<5Ω) ). When the regulator is DD © 2009 Microchip Technology Inc. ...
Page 7
... Note 1: Negative current is defined as current sourced by the pin. 2: Refer to Table 10-1 for the pins that have corresponding tolerance limits. © 2009 Microchip Technology Inc. PIC18F87J50 FAMILY The changed content is indicated in bold text in the “DC CHARACTERISTICS” table. Standard Operating Conditions (unless otherwise stated) Operating temperature -40° ...
Page 8
... SSPxCON2 registers and select the mode prior to setting the SSPEN bit to enable the MSSP module. DS80481A-page Module: Figure 19-10: I C™ Slave Mode Timing (Transmission, 7-Bit Address) On page 252, the figure is replaced with the new timing diagram provided in Figure 19-10. © 2009 Microchip Technology Inc. ...
Page 9
... FIGURE 19-10: I C™ SLAVE MODE TIMING (TRANSMISSION, 7-BIT ADDRESS) © 2009 Microchip Technology Inc. PIC18F87J50 FAMILY DS80481A-page 9 ...
Page 10
... Waveform (Reception, 7-Bit Address) On page 269, the condition, R/W, when the Acknowl- edge signal (ACK) is received from the slave, after transmitting the address to the slave, is changed to ‘1’. The changed value is indicated in bold text in Figure 19-24. DS80481A-page 10 © 2009 Microchip Technology Inc. ...
Page 11
... FIGURE 19-24: I C™ MASTER MODE WAVEFORM (RECEPTION, 7-BIT ADDRESS) © 2009 Microchip Technology Inc. PIC18F87J50 FAMILY DS80481A-page 11 ...
Page 12
... TMR2 register to a known value when writing to SSPxBUF. An example procedure, which provides predictable bit widths (only needed in the Timer2/2 mode), is given in Example 2. The example procedure demon- strates operation with MSSP1, but the concepts apply equally to MSSP2. © 2009 Microchip Technology Inc. ...
Page 13
... SPI Master) and 9 (OSCTUNE Register). This document replaces these errata documents: • DS80321B, “PIC18F87J50 Family Rev. A2 Silicon Errata” • DS80415A, “PIC18F87J50 Family Rev. A3 Silicon Errata” • DS80409B, “PIC18F87J50 Family Data Sheet Errata” © 2009 Microchip Technology Inc. PIC18F87J50 FAMILY DS80481A-page 13 ...
Page 14
... PIC18F87J50 FAMILY NOTES: DS80481A-page 14 © 2009 Microchip Technology Inc. ...
Page 15
... REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 16
... Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2009 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...