MC100EPT21D ON Semiconductor, MC100EPT21D Datasheet
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
MC100EPT21D
Manufacturer Part Number
MC100EPT21D
Description
Manufacturer
ON Semiconductor
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC100EPT21D
Manufacturer:
ON Semiconductor
Quantity:
36
Part Number:
MC100EPT21DG
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100EPT21DR2
Manufacturer:
ON/安森美
Quantity:
20 000
Company:
Part Number:
MC100EPT21DR2G
Manufacturer:
ON Semiconductor
Quantity:
1 950
Part Number:
MC100EPT21DR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100EPT21DTG
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100EPT21DTR
Manufacturer:
ON/安森美
Quantity:
20 000
Company:
Part Number:
MC100EPT21DTR2G
Manufacturer:
ON Semiconductor
Quantity:
1 250
MC100EPT21
3.3V Differential
LVPECL/LVDS/CML to
LVTTL/LVCMOS Translator
LVTTL/LVCMOS translator. Because LVPECL (Positive ECL),
LVDS, and positive CML input levels and LVTTL/LVCMOS output
levels are used, only +3.3 V and ground are required. The small
outline 8−lead SOIC package makes the EPT21 ideal for applications
which require the translation of a clock or data signal.
single−ended or differential input mode. When single−ended cap
coupled, V
non−inverting buffer, or V
driven for an inverting buffer. When cap coupled differentially, V
output is connected through a resistor to each input pin. If used, the
V
additional information see AND8020/D. For a single−ended direct
connection use an external voltage reference source such as a resistor
divider. Do not use V
another device.
Features
•
•
•
•
•
•
•
•
© Semiconductor Components Industries, LLC, 2008
August, 2008 − Rev. 17
BB
The MC100EPT21 is a Differential LVPECL/LVDS/CML to
The V
1.4 ns Typical Propagation Delay
Maximum Frequency > 275 MHz Typical
LVPECL/LVDS/CML Inputs, LVTTL/LVCMOS Outputs
24 mA TTL outputs
Operating Range: V
The 100 Series Contains Temperature Compensation
V
Pb−Free Packages are Available
BB
pin should be bypassed to V
Output
BB
BB
output allows this EPT21 to be cap coupled in either
output is tied to the D input and D is driven for a
BB
CC
for a single−ended direct connection or port to
= 3.0 V to 3.6 V with GND = 0 V
BB
output is tied to the D input and D is
CC
via a 0.01 mF capacitor. For
1
BB
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
8
8
*For additional marking information, refer to
(Note: Microdot may be in either location)
Application Note AND8002/D.
1
1
ORDERING INFORMATION
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
M = Date Code
G = Pb−Free Package
http://onsemi.com
CASE 506AA
CASE 948R
MN SUFFIX
DT SUFFIX
CASE 751
D SUFFIX
TSSOP−8
SO−8
DFN8
Publication Order Number:
MC100EPT21/D
DIAGRAMS*
8
1
8
1
MARKING
KPT21
ALYWG
1
ALYW
KA21
G
G
4