m74hc259 STMicroelectronics, m74hc259 Datasheet

no-image

m74hc259

Manufacturer Part Number
m74hc259
Description
8 Bit Addressable Latch
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M74HC259
Manufacturer:
ST
0
Part Number:
m74hc259B
Manufacturer:
ST
0
Part Number:
m74hc259B1
Manufacturer:
ST
0
Part Number:
m74hc259BI
Manufacturer:
ST
0
Part Number:
m74hc259BL
Manufacturer:
ST
0
Part Number:
m74hc259BL
Manufacturer:
ST
Quantity:
20 000
Part Number:
m74hc259RM13TR
Manufacturer:
SAMSUNG
Quantity:
52
Part Number:
m74hc259RM13TR
Manufacturer:
ST
Quantity:
20 000
DESCRIPTION
The M74HC259 is an high speed CMOS 8 BIT
ADDRESSABLE LATCH fabricated with silicon
gate C
The M74HC259 has single data input (D) 8 latch
outputs (Q0-Q7), 3 address inputs (A, B, and C),
common enable input (E), and a common CLEAR
input. To operate this device as an addressable
latch, data is held on the D input, and the address
of the latch into which the data is to be entered is
held on the A, B, and C inputs. When ENABLE is
taken low the data flows through to the addresses
output. The data is stored on the positive-going
edge of the ENABLE pulse. All unaddressed
latches will remain unaffected. With ENABLE in
the high state the device is deselected and all
PIN CONNECTION AND IEC LOGIC SYMBOLS
July 2001
HIGH SPEED :
t
LOW POWER DISSIPATION:
I
HIGH NOISE IMMUNITY:
V
SYMMETRICAL OUTPUT IMPEDANCE:
|I
BALANCED PROPAGATION DELAYS:
t
WIDE OPERATING VOLTAGE RANGE:
V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 259
PD
CC
PLH
OH
NIH
CC
= 20 ns (TYP.) at V
=4 A(MAX.) at T
| = I
2
(OPR) = 2V to 6V
MOS technology.
= V
t
PHL
OL
NIL
= 4mA (MIN)
= 28 % V
A
CC
=25°C
CC
(MIN.)
= 6V
8 BIT ADDRESSABLE LATCH
ORDER CODES
latches remain in their previous state, unaffected
by changes on the data or address inputs. To
eliminate the possibility of entering erroneous data
into the latches, the ENABLE should be held high
(inactive) while the address lines are changing. If
ENABLE is held high and CLEAR is taken low all
eight latches are cleared to the low state. If
ENABLE is low all latches except the addressed
latch will be cleared. The addressed latch will
instead
implementing a 3-to-8 line decoder.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PACKAGE
TSSOP
SOP
DIP
DIP
follow
M74HC259M1R
M74HC259B1R
TUBE
the
SOP
D
M74HC259
M74HC259RM13TR
input,
M74HC259TTR
T & R
TSSOP
effectively
1/13

Related parts for m74hc259

m74hc259 Summary of contents

Page 1

... WIDE OPERATING VOLTAGE RANGE: V (OPR PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 259 DESCRIPTION The M74HC259 is an high speed CMOS 8 BIT ADDRESSABLE LATCH fabricated with silicon 2 gate C MOS technology. The M74HC259 has single data input (D) 8 latch outputs (Q0-Q7), 3 address inputs (A, B, and C), common enable input (E), and a common CLEAR input ...

Page 2

... M74HC259 INPUT AND OUTPUT EQUIVALENT CIRCUIT TRUTH TABLE INPUTS ADDRESSED LATCH CLEAR ENABLE The level at the data input Qi0 : The level before the indicated steady state input conditions where established ......., 7 2/13 PIN DESCRIPTION ...

Page 3

... Storage Temperature stg T Lead Temperature (10 sec) L Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied (*) 500mW derate to 300mW by 10mW/ C from Parameter M74HC259 Value Unit - ...

Page 4

... M74HC259 RECOMMENDED OPERATING CONDITIONS Symbol V Supply Voltage CC V Input Voltage I V Output Voltage O T Operating Temperature op Input Rise and Fall Time SPECIFICATIONS Symbol Parameter V V High Level Input IH Voltage V Low Level Input IL Voltage V High Level Output OH Voltage V Low Level Output ...

Page 5

... Value = 25°C -40 to 85°C -55 to 125°C Typ. Max. Min. Max. Min CC(opr M74HC259 Unit Max. 110 210 285 225 175 115 115 ...

Page 6

... M74HC259 TEST CIRCUIT C = 50pF or equivalent (includes jig and probe capacitance pulse generator (typically OUT WAVEFORM 1: PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle) 6/13 ...

Page 7

... WAVEFORM 2 : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle) WAVEFORM 3 : MINIMUM PULSE WIDTH (G), SETUP AND HOLD TIME (D TO G)(f=1MHz; 50% duty cycle) M74HC259 7/13 ...

Page 8

... M74HC259 WAVEFORM 4 : MINIMUM PULSE WIDTH (CLR) (f=1MHz; 50% duty cycle) WAVEFORM 5 : SETUP AND HOLD TIME (f=1MHz; 50% duty cycle) 8/13 ...

Page 9

... WAVEFORM 6 : INPUT WAVEFORMS (f=1MHz; 50% duty cycle) M74HC259 9/13 ...

Page 10

... M74HC259 DIM. MIN. a1 0. 10/13 Plastic DIP-16 (0.25) MECHANICAL DATA mm. TYP MAX. 1.65 0.5 0.25 20 8.5 2.54 17.78 7.1 5.1 3.3 1.27 inch MIN. TYP. MAX. 0.020 0.030 0.065 0.020 0.010 0.787 0.335 0.100 0.700 0.280 0.201 0.130 0.050 P001C ...

Page 11

... 9 3.8 G 4 TYP MAX. MIN. 1.75 0.2 0.003 1.65 0.46 0.013 0.25 0.007 0.5 45° (typ.) 10 0.385 6.2 0.228 1.27 8.89 4.0 0.149 5.3 0.181 1.27 0.019 0.62 8° (max.) M74HC259 inch TYP. MAX. 0.068 0.007 0.064 0.018 0.010 0.019 0.393 0.244 0.050 0.350 0.157 0.208 0.050 0.024 PO13H 11/13 ...

Page 12

... M74HC259 DIM. MIN 0.05 A2 0.8 b 0.19 c 0.09 D 4.9 E 6 0° PIN 1 IDENTIFICATION 1 12/13 TSSOP16 MECHANICAL DATA mm. TYP MAX. 1.2 0.15 1 1.05 0.30 0.20 5 5.1 6.4 6.6 4.4 4.48 0.65 BSC 8° 0.60 0. inch MIN. TYP. MAX. 0.047 0.002 0.004 0.006 0.031 0.039 0.041 0.007 0.012 0.004 0.0089 0.193 0.197 0.201 ...

Page 13

... The ST logo is a registered trademark of STMicroelectronics © 2001 STMicroelectronics - Printed in Italy - All Rights Reserved Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom STMicroelectronics GROUP OF COMPANIES © http://www.st.com M74HC259 13/13 ...

Related keywords