hip6004b Intersil Corporation, hip6004b Datasheet
hip6004b
Available stocks
Related parts for hip6004b
hip6004b Summary of contents
Page 1
... The HIP6004B monitors the output voltage with a window comparator that tracks the DAC output and issues a Power Good signal when the output is within ±10%. The HIP6004B protects against over-current and overvoltage conditions by inhibiting PWM operation. Additional built-in overvoltage protection triggers an external SCR to crowbar the input supply ...
Page 2
... Pinouts HIP6004B (SOIC, TSSOP) TOP VIEW SEN OCSET VID0 4 17 VID1 5 16 VID2 6 15 VID3 14 7 VID4 8 13 COMP Typical Application PGOOD SS OVP RT VID0 VID1 VID2 D/A VID3 VID4 FB 2 HIP6004B RT OVP V CC LGATE PGND BOOT UGATE ...
Page 3
... Block Diagram V SEN OCSET REFERENCE VID0 TTL D/A VID1 CONVERTER VID2 VID3 (DAC) VID4 FB COMP RT 3 HIP6004B POWER-ON 110% RESET (POR 90 OVER- 115% VOLTAGE + - + - OVER- CURRENT 200µA 4V PWM COMPARATOR DACOUT + + - - ERROR AMP OSCILLATOR V CC PGOOD 10µA OVP SOFT- SS START BOOT UGATE ...
Page 4
... Lower Gate Sink PROTECTION Over-Voltage Trip (V /DACOUT) SEN OCSET Current Source OVP Sourcing Current Soft Start Current 4 HIP6004B Thermal Information Thermal Resistance SOIC Package (Note +0.3V CC TSSOP Package (Note QFN Package (Notes 2, 3 Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . 150 Maximum Storage Temperature Range . . . . . . . . . -65 Maximum Lead Temperature (Soldering 10s) ...
Page 5
... OCSET (Pin 2) Connect a resistor (R ) from this pin to the drain of the OCSET upper MOSFET internal 200µA current source OCSET (I ), and the upper MOSFET on-resistance (r OCS 5 HIP6004B SYMBOL TEST CONDITIONS V Rising SEN V Falling SEN Upper and Lower Threshold V I ...
Page 6
... HIP6004B Functional Description Initialization The HIP6004B automatically initializes upon receipt of power. Special sequencing of the input supplies is not necessary. The Power-On Reset (POR) function continually monitors the input supply voltages. The POR monitors the bias voltage at the V pin and the input voltage (V OCSET is equal to V current protection) ...
Page 7
... R OCSET presence of switching noise on the input voltage. Output Voltage Program The output voltage of a HIP6004B converter is programmed to discrete levels between 1.8V identification (VID) pins program an internal voltage reference (DACOUT) with a TTL-compatible 5-bit digital-to-analog converter (DAC). The level of DACOUT also sets the PGOOD and OVP thresholds ...
Page 8
... The components shown in Figure 5 should be located as close together as possible. Please note that the capacitors C and C IN numerous physical capacitors. Locate the HIP6004B within 3 inches of the MOSFETs, Q and Q . The circuit traces for the 1 2 MOSFETs’ ...
Page 9
... F ESR 2π x ESR 2π The compensation network consists of the error amplifier (internal to the HIP6004B) and the impedance networks Z and Z . The goal of the compensation network is to provide FB a closed loop transfer function with the highest 0dB crossing frequency (f ) and adequate phase margin ...
Page 10
... Given a sufficiently fast control loop design, the HIP6004B will provide either 0% or 100% duty cycle in response to a load transient. The response time is the time required to slew the inductor current from an initial current value to the transient current level ...
Page 11
... These equations assume linear voltage-current transitions and do not adequately model power loss due the reverse-recovery of the lower MOSFET’s body diode. The gate-charge losses are dissipated by the HIP6004B and don't heat the MOSFETs. However, large gate-charge increases the switching interval, t ...
Page 12
... D - 1N4148 or Equivalent 3A, 40V Schottky, Motorola MBR340 or Equivalent Intersil MOSFET; RFP70N03 HIP6004B in Application Note AN9672. Although the Application Note details the HIP6004, the same evaluation platform can be used to evaluate the HIP6004B. 2N6394 C IN +12V 0.1µF V OVP OCSET ...
Page 13
... The lead width “B”, as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch) 10. Controlling dimension: MILLIMETER. Converted inch dimen- sions are not necessarily exact. 13 HIP6004B M20.3 (JEDEC MS-013-AC ISSUE C) 20 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE M M ...
Page 14
... Minimum space between protru- sion and adjacent lead is 0.07mm (0.0027 inch). 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees) 14 HIP6004B M20.173 20 LEAD THIN SHRINK SMALL OUTLINE PLASTIC ...
Page 15
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 15 HIP6004B L20.5x5 20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220VHHC ISSUE C) ...