FAN7393 Fairchild Semiconductor, FAN7393 Datasheet
FAN7393
Available stocks
Related parts for FAN7393
FAN7393 Summary of contents
Page 1
... For Fairchild’s definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html. © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 Description The FAN7393 is a half-bridge, gate-drive IC with shut- down and programmable dead-time control functions that can drive high-speed MOSFETs and IGBTs operat- ing up to +600V. It has a buffered output stage with all Swing to -9 ...
Page 2
... Internal Block Diagram IN 1 250K SCHMITT 5V TRIGGER INPUT 250K 2 SD SHOOT THOUGH PREVENTION R DTINT DT 4 DEAD-TIME { DTMIN=370ns } Pin and 14 are no connection © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0 BOOT BOOT FAN7393 ...
Page 3
... DT 5 COM © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0 COM Figure 3. Pin Configurations (Top View) Description Logic Input for High-Side and Low-Side Gate Driver Output, In-Phase with HO ...
Page 4
... Logic Input Voltage (SD Programmable Dead-Time Pin Voltage V Logic Ground SS T Operating Ambient Temperature A Note: 4. Shutdown (SD) input is internally clamped with 5.2V. © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 =25°C unless otherwise specified. A Characteristics ( under any circumstances. Parameter (4) 4 Min. Max. Unit -0.3 625.0 ...
Page 5
... Output Low, Short-Circuit Pulsed Current O- Allowable Negative Propagation to HO Note: 5 These parameters guaranteed by design. © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 and T = 25°C, unless otherwise specified. The /COM and are applicable to the respective input leads: IN and SD. The V Test Condition V = ...
Page 6
... F Dead Time: LO Turn-Off to HO Turn-On & Turn-Off to LO Turn-On MDT Dead Time matching=|DT Note: 6 The turn-on propagation delay time includes dead time. © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 =1000pF, DT=V and T =25°C, unless otherwise specified Conditions (6) V =0V, R =0Ω ...
Page 7
... Temperature 550 500 450 400 350 300 250 -40 - Temperature [°C] Figure 8. Dead Time (R =0Ω) vs. Temperature DT © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 400 350 300 250 200 150 100 High-Side 50 Low-Side 100 120 -40 -20 Figure 5. Turn-Off Propagation Delay ...
Page 8
... Temperature [°C] Figure 14. Shutdown Propagation Delay vs. Temperature © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 (Continued) 250 DT1 DT2 200 Ω R =750K DT 150 100 100 120 -40 -20 Figure 11 ...
Page 9
... Temperature [°C] Figure 18. Operating V DD vs. Temperature 10.0 9.5 9.0 8.5 8.0 -40 - Temperature [°C] Figure 20. V UVLO+ vs. Temperature DD © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 (Continued) 100 - 100 120 Supply Current Figure 17. Quiescent V 800 600 400 200 0 - ...
Page 10
... BS 2.0 1.5 1.0 0.5 0.0 -40 - Temperature [°C] Figure 24. High-Level Output Voltage vs. Temperature 3.0 2.5 2.0 1.5 1.0 -40 - Temperature [°C] Figure 26. Logic High Input Voltage vs. Temperature © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 (Continued) 9.5 9.0 8.5 8.0 7.5 - 100 120 Figure 23. V 1.0 High-Side 0.8 Low-Side 0.6 0.4 0.2 0.0 -0.2 -0.4 - 100 120 Figure 25. Low-Level Output Voltage 3 ...
Page 11
... Supply Voltage [V] Figure 30. Turn-On Propagation Delay vs. Supply Voltage Supply Voltage [V] Figure 32. Turn-On Rise Time vs. Supply Voltage © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 (Continued -10 -11 -12 - 100 120 -40 Figure 29. Allowable Negative V 400 350 ...
Page 12
... Supply Voltage [V] Figure 34. Quiescent V DD vs. Supply Voltage 2.0 1.5 1.0 0.5 0 Supply Voltage [V] Figure 36. High-Level Output Voltage vs. Supply Voltage © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 (Continued) 100 Supply Current Figure 35. Quiescent V 1.0 High-Side 0.8 Low-Side 0.6 0.4 0.2 0.0 -0.2 -0 ...
Page 13
... Switching Time Definitions SD LO +15V μ DT1 DT2 IN 50 OFF F 90 © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0 COM 1nF ...
Page 14
... SD IN 50% t OFF 90 IN(LO) 50% 50% IN(HO 10% © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0 Figure 41. Shutdown Waveform Definition LO-HO 10% MDT LO-HO HO-LO Figure 42. Dead Time Waveform Definition LO HO 10% Figure 43. Delay Matching Waveform Definition 14 50% DT HO-LO 10% 90% t OFF 50% 50% MT OFF ...
Page 15
... Figure 45. V Waveforms During Q1 Turn-Off S © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 Figure 46 and Figure 47 show the commutation of the load current between the high-side switch, Q1, and low- side freewheelling diode, D3, in same inverter leg. The parasitic inductances in the inverter circuit from the die ...
Page 16
... Pulse Width [ns] Figure 48. Negative V Transient Characteristic S Even though the FAN7393 has been shown able to han- dle these negative V transient conditions strongly S recommended that the circuit designer limit the negative V transient as much as possible by careful PCB layout S to minimize the value of parasitic elements and compo- nent use ...
Page 17
... Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ © 2009 Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 8.76 A 8.36 7.62 ...
Page 18
... Fairchild Semiconductor Corporation FAN7393 • Rev. 1.0.0 18 www.fairchildsemi.com ...