CAT25256 ONSEMI [ON Semiconductor], CAT25256 Datasheet - Page 6
CAT25256
Manufacturer Part Number
CAT25256
Description
256-Kb SPI Serial CMOS EEPROM
Manufacturer
ONSEMI [ON Semiconductor]
Datasheet
1.CAT25256.pdf
(16 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CAT25256LI-G
Manufacturer:
ON Semiconductor
Quantity:
32 105
Company:
Part Number:
CAT25256VI-G
Manufacturer:
ON Semiconductor
Quantity:
58
Company:
Part Number:
CAT25256VI-GT3
Manufacturer:
ON Semiconductor
Quantity:
7
Part Number:
CAT25256VI-GT3
Manufacturer:
ON/安森美
Quantity:
20 000
Company:
Part Number:
CAT25256VIGT3
Manufacturer:
AVAGO
Quantity:
3 320
Company:
Part Number:
CAT25256XI
Manufacturer:
Catalyst
Quantity:
38
Part Number:
CAT25256XI
Manufacturer:
CATALYST
Quantity:
20 000
Part Number:
CAT25256XI-T2
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
CAT25256YI-GT3
Manufacturer:
ON/安森美
Quantity:
20 000
state. The device contains a Write Enable Latch (WEL)
which must be set before attempting to write to the memory
array or to the status register. In addition, the address of the
memory location(s) to be written must be outside the
protected area, as defined by BP0 and BP1 bits from the
status register.
Write Enable and Write Disable
Status Register WEL bit are set by sending the WREN
The CAT25256 device powers up into a write disable
The internal Write Enable Latch and the corresponding
SCK
SO
CS
SI
SCK
SO
CS
SI
Dashed Line = mode (1, 1)
Dashed Line = mode (1, 1)
0
0
Figure 3. WREN Timing
WRITE OPERATIONS
0
0
Figure 4. WRDI Timing
http://onsemi.com
0
0
HIGH IMPEDANCE
0
0
HIGH IMPEDANCE
6
0
0
instruction to the CAT25256. Care must be taken to take the
CS input high after the WREN instruction, as otherwise the
Write Enable Latch will not be properly set. WREN timing
is illustrated in Figure 3. The WREN instruction must be
sent prior to any WRITE or WRSR instruction.
WRDI instruction as shown in Figure 4. Disabling write
operations by resetting the WEL bit, will protect the device
against inadvertent writes.
1
The internal write enable latch is reset by sending the
1
1
0
0
0