lc51024vg Lattice Semiconductor Corp., lc51024vg Datasheet - Page 34

no-image

lc51024vg

Manufacturer Part Number
lc51024vg
Description
3.3v In-system Programmable Superbig, Superwide High Density Plds Tm Tm
Manufacturer
Lattice Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lc51024vg-10F484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
lc51024vg-10F484I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
lc51024vg-10F676C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
lc51024vg-10F676I
Manufacturer:
LATTICE
Quantity:
101
Part Number:
lc51024vg-10F676I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
lc51024vg-12F484I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
lc51024vg-5F484C-75I
Manufacturer:
TI
Quantity:
600
Part Number:
lc51024vg-5F676C-75I
Manufacturer:
SOURIAU
Quantity:
1 001
Part Number:
lc51024vg-75F484C
Manufacturer:
JRC
Quantity:
2 763
Part Number:
lc51024vg-75F484C-10I
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
lc51024vg-75F484C-10I
Quantity:
48
Part Number:
lc51024vg-75F676C-10I
Manufacturer:
UBLOXU-LOX
Quantity:
56
Lattice Semiconductor
ispMACH 5512B Timing Adders (Cont.)
Boundary Scan Timing Specifications
t
CLK0
CLK1
CLK2
CLK3
t
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Note: Open drain timing is the same as corresponding LVCMOS timing.
t
t
t
t
t
t
t
t
t
t
t
t
t
t
IOI
BLA
BTCP
BTCH
BTCL
BTSU
BTH
BRF
BTCO
BTOZ
BTVO
BVTCPSU
BTCPH
BTUCO
BTUOZ
BTUOV
Symbol
Input Adders
Additional Block Loading Adders
Adder
Type
TCK [BSCAN test] clock pulse width
TCK [BSCAN test] pulse width high
TCK [BSCAN test] pulse width low
TCK [BSCAN test] setup time
TCK [BSCAN test] hold time
TCK [BSCAN test] rise and fall time
TAP controller falling edge of clock to valid output
TAP controller falling edge of clock to data output disable
TAP controller falling edge of clock to data output enable
BSCAN test Capture register setup time
BSCAN test Capture register hold time
BSCAN test Update reg, falling edge of clock to valid output
BSCAN test Update reg, falling edge of clock to output disable
BSCAN test Update reg, falling edge of clock to output enable
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
GCLK_IN
GCLK_IN
GCLK_IN
GCLK_IN
ROUTE
ROUTE
ROUTE
ROUTE
ROUTE
ROUTE
ROUTE
ROUTE
ROUTE
ROUTE
ROUTE
ROUTE
ROUTE
ROUTE
ROUTE
Base Parameter
Parameter
34
Min. Max. Min. Max. Min. Max. Min. Max.
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-45
0.00
0.20
0.20
0.20
0.30
0.70
0.90
1.10
1.20
1.30
1.50
1.60
1.80
1.90
2.10
2.40
2.60
2.90
3.00
ispMACH 5000B Family Data Sheet
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-75
0.00
0.20
0.20
0.20
0.30
0.70
0.90
1.10
1.20
1.30
1.50
1.60
1.80
1.90
2.10
2.40
2.60
2.90
3.00
Min.
62.5
62.5
125
25
25
50
25
25
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-10
0.00
0.20
0.20
0.20
0.30
0.70
0.90
1.10
1.20
1.30
1.50
1.60
1.80
1.90
2.10
2.40
2.60
2.90
3.00
Max.
25
25
25
50
50
50
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-12
0.00
0.20
0.20
0.20
0.30
0.70
0.90
1.10
1.20
1.30
1.50
1.60
1.80
1.90
2.10
2.40
2.60
2.90
3.00
Timing v.1.1
mV/ns
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for lc51024vg