PCA9527DP,118 NXP Semiconductors, PCA9527DP,118 Datasheet

IC BUFFER SHIFT DDC 3CH 10-TSSOP

PCA9527DP,118

Manufacturer Part Number
PCA9527DP,118
Description
IC BUFFER SHIFT DDC 3CH 10-TSSOP
Manufacturer
NXP Semiconductors
Type
Bufferr
Datasheets

Specifications of PCA9527DP,118

Tx/rx Type
I²C Logic
Delay Time
115ns
Capacitance - Input
8pF
Voltage - Supply
2.7 V ~ 5.5 V
Current - Supply
100mA
Mounting Type
Surface Mount
Package / Case
10-TSSOP
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
TSSOP
Rad Hardened
No
Logic Family
PCA
Number Of Channels Per Chip
3
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.7 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Interface
DDC, I2C, SMBus
Minimum Operating Temperature
- 40 C
Propagation Delay Time
115 ns
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-4770-2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCA9527DP,118
Manufacturer:
MAX
Quantity:
44
1. General description
The PCA9527 is a 3-channel bidirectional open-drain bus buffer for Display Data Control
(DDC) clock, data and Consumer Electronic Control (CEC) for HDMI application. The
device has two power supply pins to allow voltage level shift from 2.7 V to 5 V, and a
rise time accelerator on port A of each DDC clock and data for driving longer cable (up to
18 meters or 1400 pF reliably without violating the bus rise time). The 5 V tolerant CEC
channel is internally connected to V
channel can be used as an interrupt or reset.
While retaining all the operating modes and features of the I
level shift, it also permits extension of the I
data (SDA), clock (SCL), and CEC. Using the PCA9527 enables the system designer to
isolate bus capacitance to meet HDMI DDC version 1.3 distance specification. The SDAx
and SCLx pins are overvoltage tolerant and are high-impedance when the PCA9527 is
unpowered. The port B drivers (SDAB, SCLB, CECB) with static level offset behave much
like the drivers on the PCA9515 device, while the SDAA and SCLA drivers integrate the
rise time accelerator, sink more current and eliminate the static offset voltage. The CECA
driver has the same current and static offset voltage features as the SDAA and SCLA, but
it does not have the rise time accelerator and is powered and referenced to V
results in a LOW on the port B translating into a nearly 0 V LOW on port A, providing zero
offset. The static level offset design of the port B I/O drivers prevent them from being
connected to another device that has rise time accelerator including the PCA9507
(port B), PCA9510, PCA9511, PCA9512, PCA9513, PCA9514, PCA9515, PCA9516A,
PCA9517 (port B), or PCA9518A. Port A of two or more PCA9527s can be connected
together, however, to allow a star topography with port A on the common bus, and port A
can be connected directly to any other buffer with static or dynamic offset voltage. Multiple
PCA9527s can be connected in series, port A to port B, with no build-up in offset voltage
with only time of flight delays to consider. Rise time accelerators on the SDAA and SCLA
pins are turned on when input threshold is above 0.3V
drivers are not enabled unless V
used to turn the drivers on and off under system control. Caution should be observed to
only change the state of the enable pin when the bus is idle. The output pull-down on the
port B internal buffer LOW is set for approximately 0.5 V, while the input threshold of the
internal buffer is set about 70 mV lower (0.43 V). When the port B I/O is driven LOW
internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up
condition from occurring.
PCA9527
3-channel bidirectional bus extender for HDMI, I
SMBus
Rev. 01 — 29 June 2009
CC(A)
CC(B)
and V
and has no rise time accelerator. The CEC
2
C-bus by providing bidirectional buffering for
CC(B)
are above 2.7 V. The EN pin can also be
CC(A)
. The PCA9527 SDA and SCL
2
C-bus system during the
Product data sheet
2
C-bus and
CC(B)
. This

Related parts for PCA9527DP,118

PCA9527DP,118 Summary of contents

Page 1

PCA9527 3-channel bidirectional bus extender for HDMI, I SMBus Rev. 01 — 29 June 2009 1. General description The PCA9527 is a 3-channel bidirectional open-drain bus buffer for Display Data Control (DDC) clock, data and Consumer Electronic Control (CEC) for ...

Page 2

... NXP Semiconductors 2. Features I 3-channel, bidirectional buffer isolates capacitance allowing 1400 pF on port A and 400 pF on port B I Exceeds 18 meters (above the maximum distance for HDMI DDC) I Rise time accelerator and normal I/O on port A (no accelerator for CEC) I Static level offset on port B I Voltage level translation from 2 ...

Page 3

... NXP Semiconductors 4. Functional diagram Fig 1. 5. Pinning information 5.1 Pinning Fig 2. 5.2 Pin description Table 2. Symbol V CC(A) SCLA SDAA CECA PCA9527_1 Product data sheet 3-channel bidirectional bus extender for HDMI CC(A) V CC(A) DYNAMIC PULL-UP SCLA V CC(A) DYNAMIC PULL-UP SDAA CECA PCA9527 ...

Page 4

... NXP Semiconductors Table 2. Symbol GND EN CECB SDAB SCLB V CC(B) 6. Functional description Refer to The PCA9527 consists of 3 channels of bidirectional open-drain I/Os specifically designed to support up-translation/down-translation between low voltages (as low as 2.7 V) and a 3 port A of the SCLA and SDAA that enables the device to drive a long cable or a heavier capacitive load for DDC, I device translates from voltage ranges 2 ...

Page 5

... NXP Semiconductors crosses the port A threshold ~0.3V accelerator is turned on, which causes a faster rising edge until it reaches the turn-off point for the rising edge accelerator ~0.7V determined by the RC of port A. When the port B driver turns off, port B rises with the RC of port B. ...

Page 6

... NXP Semiconductors Table 3. Pin SDAA SCLA Fig 4. 6.3.2 Port A (CECA) CECA does not have a rise time accelerator, but has a standard open-drain I/O. In addition to incurring no offset voltage, it has edge rate control and a lower capacitance than those of standard discrete MOSFET, and isolates the input/output capacitance designed for a lower speed channel for consumer electronic control (less than 10 kHz) or general purpose interrupt or reset over long cable ...

Page 7

... NXP Semiconductors 6.3.3 Port B (SDAB, SCLB, CECB) SDAB and SCLB are standard I accelerator. The static level offset produces an output LOW of 0.5 V (typical mA. As with the standard I levels. The size of these pull-up resistors depends on the system requirement, and should meet the current sinking capability of the device that drives the buffer, as well as that of the buffer. The minimum and maximum pull-up resistors are determined and the pull-up resistor’ ...

Page 8

... NXP Semiconductors 7. Application design-in information A typical application is shown 3 Master devices can be placed on either bus. HDMI DDC applications for DVD/R and LCD TV are shown in transmitter or receiver is 3.3 V, while the DDC line PCA9527 behaves like a voltage level shift, a buffer and long cable bus extender to ensure signal integrity for accessing the EDID on the DDC line ...

Page 9

... NXP Semiconductors 3 (optional HDMI RECEIVER Fig 7. Sink or LCD TV application According C-bus, a comparator detects the falling edge when it goes below 0.3V the internal driver on port B to turn on, causing port B to pull down to about 0.5 V. When port B of the PCA9527 falls, first a CMOS hysteresis type input detects the falling edge and causes the internal driver on port A to turn on and pull the port A pin down to ground ...

Page 10

... NXP Semiconductors Fig SDAA SDA SCLA SCL CECA INT or BUS PCA9527 RESET MASTER EN Fig 9. Typical series application PCA9527_1 Product data sheet 3-channel bidirectional bus extender for HDMI CC( SDA SCL INT or RESET BUS MASTER Typical star application SDAB SDAA SDAB SCLB SCLA ...

Page 11

... NXP Semiconductors Fig 10. Typical application of PCA9527 driving a short cable SCLA SDAA Fig 11. Bus A (2 5.5 V bus) waveform SCLB SDAB Fig 12. Bus B (2 5.5 V) waveform PCA9527_1 Product data sheet 3-channel bidirectional bus extender for HDMI, I CARD CARD 9th clock pulse acknowledge 9th clock pulse ...

Page 12

... NXP Semiconductors 8. Limiting values Table 4. In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol V CC(B) V CC(A) V I tot T stg T amb Static characteristics Table 5. Static characteristics 5.5 V; GND = Symbol Parameter Supplies V supply voltage port B CC(B) V supply voltage port A ...

Page 13

... NXP Semiconductors Table 5. Static characteristics 5.5 V; GND = Symbol Parameter Input and output SDAB, SCLB and CECB V HIGH-level input voltage IH V LOW-level input voltage IL V contention LOW-level input ILc voltage V input clamping voltage IK I input leakage current LI I LOW-level input current ...

Page 14

... NXP Semiconductors [1] LOW-level supply voltage. [2] V specification is for the first LOW level seen by the SDAB/SCLB/CECB lines the SDAB/SCLB/CECB lines to retain a valid LOW level the static level must be less than V [3] V for port A with envelope noise must be below 0.3V IL 10. Dynamic characteristics Table 6 ...

Page 15

... NXP Semiconductors 10.1 AC waveforms input 0.3V CC(B) t PHL 80 % 0.3V output CC( THL Fig 13. t propagation delay and transition times; PHL SCLB/SDAB to SCLA/SDAA input SDAB, SCLB, CECB 0.5 V output SCLA, SDAA, (1) 0.3V CC(A) CECA t PLH (1) CECA output has 0.3V CC(B) Fig 15. t propagation delay; B inputs to A inputs PLH 11 ...

Page 16

... NXP Semiconductors 12. Package outline TSSOP10: plastic thin shrink small outline package; 10 leads; body width pin 1 index 1 e DIMENSIONS (mm are the original dimensions UNIT max. 0.15 0.95 mm 1.1 0.25 0.05 0.80 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. ...

Page 17

... NXP Semiconductors 13. Soldering of SMD packages This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description” . 13.1 Introduction to soldering Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits ...

Page 18

... NXP Semiconductors 13.4 Reflow soldering Key characteristics in reflow soldering are: • Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see reducing the process window • Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board • ...

Page 19

... NXP Semiconductors Fig 19. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description” . 14. Abbreviations Table 9. Acronym CDM CEC CMOS DDC DVD DUT EDID ESD HBM HDMI 2 I C-bus ...

Page 20

... NXP Semiconductors 15. Revision history Table 10. Revision history Document ID Release date PCA9527_1 20090629 PCA9527_1 Product data sheet 3-channel bidirectional bus extender for HDMI, I Data sheet status Change notice Product data sheet - Rev. 01 — 29 June 2009 PCA9527 2 C-bus and SMBus Supersedes - © NXP B.V. 2009. All rights reserved. ...

Page 21

... Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice ...

Page 22

... NXP Semiconductors 18. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 3 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 3 5 Pinning information . . . . . . . . . . . . . . . . . . . . . . 3 5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3 6 Functional description . . . . . . . . . . . . . . . . . . . 4 6.1 Enable 6.2 Rise time accelerators . . . . . . . . . . . . . . . . . . . 5 6.3 Resistor pull-up value selection . . . . . . . . . . . . 5 6.3.1 Port A (SDAA and SCLA 6.3.2 Port A (CECA) ...

Related keywords