W971GG8JB-25 Winbond Electronics, W971GG8JB-25 Datasheet - Page 20

no-image

W971GG8JB-25

Manufacturer Part Number
W971GG8JB-25
Description
Manufacturer
Winbond Electronics
Datasheet

Specifications of W971GG8JB-25

Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W971GG8JB-25
Manufacturer:
SILICON
Quantity:
1 001
Part Number:
W971GG8JB-25
Manufacturer:
Winbond Electronics
Quantity:
10 000
Part Number:
W971GG8JB-25
Manufacturer:
WINBOND
Quantity:
8 000
Company:
Part Number:
W971GG8JB-25
Quantity:
200
Company:
Part Number:
W971GG8JB-25
Quantity:
415
7.3
7.3.1
( CS ="L", RAS ="L", CAS ="H", WE ="H", BA0, BA1, BA2=Bank, A0 to A13 be row address)
The Bank Activate command must be applied before any Read or Write operation can be executed.
Immediately after the bank active command, the DDR2 SDRAM can accept a read or write command
on the following clock cycle. If a Read/Write command is issued to a bank that has not satisfied the
t
Read/Write command is internally issued to the device. The additive latency value must be chosen to
assure t
been activated it must be precharged before another Bank Activate command can be applied to the
same bank. The bank active and precharge times are defined as t
minimum time interval between successive Bank Activate commands to the same bank is determined
by the RAS cycle time of the device (t
commands is t
In order to ensure that components with 8 internal memory banks do not exceed the instantaneous
current supplying capability, certain restrictions on operation of the 8 banks must be observed. There
are two rules. One for restricting the number of sequential ACT commands that can be issued and
another for allowing more time for RAS precharge for a Precharge All command. The rules are as
follows:
RCDmin
Figure 12 – Bank activate command cycle: t
Command Function
Sequential Bank Activation Restriction: No more than 4 banks may be activated in a rolling t
window. Converting to clocks is done by dividing t
next integer value. As an example of the rolling window, if RU{ (t
and an activate command is issued in clock N, no more than three further activate commands
may be issued at or between clock N+1 and N+9.
Precharge All Allowance: t
tn
Bank Activate Command
RCDmin
RP
specification, then additive latency must be programmed into the device to delay when the
= RU{ t
RRD
is satisfied. Additive latencies of 0, 1, 2, 3, 4, 5 and 6 are supported. Once a bank has
.
RP
/ t
CK
(avg) } and t
RP
for a Precharge All command is equal to tn
RP
is the value for a single bank precharge.
RC
). The minimum time interval between Bank Activate
- 20 -
RCD
= 3, AL = 2, t
FAW
[nS] by t
Publication Release Date: Aug. 11, 2010
CK
RAS
RP
(avg)[ns], and rounding up to
FAW
= 3, t
and t
/ t
RRD
W971GG8JB
CK
RP
RP
(avg) } is 10 clocks,
, respectively. The
= 2, t
+ 1 x n
CCD
Revision A01
CK
= 2
, where
FAW

Related parts for W971GG8JB-25