XC4VFX140-10FFG1517I Xilinx Inc, XC4VFX140-10FFG1517I Datasheet - Page 361
XC4VFX140-10FFG1517I
Manufacturer Part Number
XC4VFX140-10FFG1517I
Description
IC FPGA VIRTEX-4FX 140K 1517FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r
Specifications of XC4VFX140-10FFG1517I
Number Of Logic Elements/cells
142128
Number Of Labs/clbs
15792
Total Ram Bits
10174464
Number Of I /o
768
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC4VFX140-10FFG1517I
Manufacturer:
XILINX
Quantity:
214
Company:
Part Number:
XC4VFX140-10FFG1517I
Manufacturer:
Xilinx Inc
Quantity:
10 000
- Current page: 361 of 406
- Download datasheet (6Mb)
Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
R
Figure 7-27
Clock Event 1
•
•
Clock Event 2
•
Clock Event 9
At time T
synchronous reset in this case) becomes valid-High resetting ODDR Register 1, reflected at
the OQ output at time T
and resetting ODDR Register 2, reflected at the OQ output at time T
(no change at the OQ output in this case).
OCE
At time T
High at the OCE input of the ODDR registers, enabling them for incoming data. Since
the OCE signal is common to all ODDR registers, care must be taken to toggle this
signal between the rising edges and falling edges of C as well as meeting the register
setup-time relative to both clock edges.
At time T
valid-High at the D1 input of ODDR register 1 and is reflected on the OQ output at
time T
At time T
valid-High at the D2 input of ODDR register 2 and is reflected on the OQ output at
time T
OQ
SR
D1
D2
C
T
OCKQ
OSRCK
OCKQ
OCKQ
illustrates the OLOGIC ODDR register timing.
Figure 7-27: OLOGIC ODDR Register Timing Characteristics
OOCECK
ODCK
ODCK
1
before Clock Event 9 (rising edge of C), the SR signal (configured as
after Clock Event 1.
after Clock Event 2 (no change at the OQ output in this case).
T
T
OOCECK
before Clock Event 1 (rising edge of C), the data signal D1 becomes
before Clock Event 2 (falling edge of C), the data signal D2 becomes
ODCK
2
before Clock Event 1, the ODDR clock enable signal becomes valid-
RQ
www.xilinx.com
after Clock Event 9 (no change at the OQ output in this case)
3
T
ODCK
4
5
6
T
OSRCK
7
8
RQ
9
OLOGIC Resources
after Clock Event 10
10
T
ug070_7_27_080204
RQ
11
361
Related parts for XC4VFX140-10FFG1517I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC FPGA VIRTEX-4FX 140K 1517FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4FX 140K 1517FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4FX 1517FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
Platform Flash In-System Programmable Configuration PROMS
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CR-II CPLD 64MCELL 56-BGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 7.5NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CR-II CPLD 64MCELL 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 7.5NS 64VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet: