EPF10K50RI240-4 Altera, EPF10K50RI240-4 Datasheet - Page 39

IC FLEX 10K FPGA 50K 240-RQFP

EPF10K50RI240-4

Manufacturer Part Number
EPF10K50RI240-4
Description
IC FLEX 10K FPGA 50K 240-RQFP
Manufacturer
Altera
Series
FLEX-10K®r
Datasheet

Specifications of EPF10K50RI240-4

Number Of Logic Elements/cells
2880
Number Of Labs/clbs
360
Total Ram Bits
20480
Number Of I /o
189
Number Of Gates
116000
Voltage - Supply
4.5 V ~ 5.5 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
240-RQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-2240

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA
Quantity:
12 388
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA30
Quantity:
50
Part Number:
EPF10K50RI240-4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K50RI240-4
Manufacturer:
S
Quantity:
200
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA
Quantity:
45
Part Number:
EPF10K50RI240-4
Manufacturer:
XILINX
0
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA
0
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPF10K50RI240-4N
Manufacturer:
BCD
Quantity:
91 500
Part Number:
EPF10K50RI240-4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Slew-Rate Control
The output buffer in each IOE has an adjustable output slew rate that can
be configured for low-noise or high-speed performance. A slower slew
rate reduces system noise and adds a maximum delay of approximately
2.9 ns. The fast slew rate should be used for speed-critical outputs in
systems that are adequately protected against noise. Designers can specify
the slew rate on a pin-by-pin basis during design entry or assign a default
slew rate to all pins on a device-wide basis. The slow slew rate setting
affects only the falling edge of the output.
Open-Drain Output Option
FLEX 10K devices provide an optional open-drain (electrically equivalent
to an open-collector) output for each I/O pin. This open-drain output
enables the device to provide system-level control signals (e.g., interrupt
and write enable signals) that can be asserted by any of several devices. It
can also provide an additional wired-OR plane. Additionally, the Altera
software can convert tri-state buffers with grounded data inputs to open-
drain pins automatically.
Open-drain output pins on FLEX 10K devices (with a pull-up resistor to
the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V
of
IH
3.5 V. When the open-drain pin is active, it will drive low. When the pin is
inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain
pin will only drive low or tri-state; it will never drive high. The rise time
is dependent on the value of the pull-up resistor and load impedance. The
I
current specification should be considered when selecting a pull-up
OL
resistor.
Output pins on 5.0-V FLEX 10K devices with V
= 3.3 V or 5.0 V (with
CCIO
a pull-up resistor to the 5.0-V supply) can also drive 5.0-V CMOS input
pins. In this case, the pull-up transistor will turn off when the pin voltage
exceeds 3.3 V. Therefore, the pin does not have to be open-drain.
MultiVolt I/O Interface
The FLEX 10K device architecture supports the MultiVolt I/O interface
feature, which allows FLEX 10K devices to interface with systems of
differing supply voltages. These devices have one set of V
pins for
CC
internal operation and input buffers (VCCINT) and another set for I/O
output drivers (VCCIO).
Altera Corporation
39

Related parts for EPF10K50RI240-4