EPF10K50RI240-4 Altera, EPF10K50RI240-4 Datasheet - Page 33

IC FLEX 10K FPGA 50K 240-RQFP

EPF10K50RI240-4

Manufacturer Part Number
EPF10K50RI240-4
Description
IC FLEX 10K FPGA 50K 240-RQFP
Manufacturer
Altera
Series
FLEX-10K®r
Datasheet

Specifications of EPF10K50RI240-4

Number Of Logic Elements/cells
2880
Number Of Labs/clbs
360
Total Ram Bits
20480
Number Of I /o
189
Number Of Gates
116000
Voltage - Supply
4.5 V ~ 5.5 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
240-RQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-2240

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA
Quantity:
12 388
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA30
Quantity:
50
Part Number:
EPF10K50RI240-4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K50RI240-4
Manufacturer:
S
Quantity:
200
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA
Quantity:
45
Part Number:
EPF10K50RI240-4
Manufacturer:
XILINX
0
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA
0
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPF10K50RI240-4N
Manufacturer:
BCD
Quantity:
91 500
Part Number:
EPF10K50RI240-4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
Signals on the peripheral control bus can also drive the four global signals,
referred to as GLOBAL0 through GLOBAL3 in
internally generated signal can drive the global signal, providing the same
low-skew, low-delay characteristics for an internally generated signal as
for a signal driven by an input. This feature is ideal for internally
generated clear or clock signals with high fan-out. When a global signal is
driven by internal logic, the dedicated input pin that drives that global
signal cannot be used. The dedicated input pin should be driven to a
known logic state (such as ground) and not be allowed to float.
When the chip-wide output enable pin is held low, it will tri-state all pins
on the device. This option can be set in the Global Project Device Options
menu. Additionally, the registers in the IOE can be reset by holding the
chip-wide reset pin low.
Row-to-IOE Connections
When an IOE is used as an input signal, it can drive two separate row
channels. The signal is accessible by all LEs within that row. When an IOE
is used as an output, the signal is driven by a multiplexer that selects a
signal from the row channels. Up to eight IOEs connect to each side of
each row channel. See
Figure 14. FLEX 10K Row-to-IOE Connections
The values for m and n are provided in Table 10.
Row FastTrack
Interconnect
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
n
Figure
Each IOE can drive up to two
row channels.
n
n
m
m
14.
Each IOE is driven by an
m-to-1 multiplexer.
Tables 8
IOE8
IOE1
and 9. The
33

Related parts for EPF10K50RI240-4