EPF10K50RI240-4 Altera, EPF10K50RI240-4 Datasheet - Page 14

• Manufacturer Part Number: EPF10K50RI240-4
• Description: IC FLEX 10K FPGA 50K 240-RQFP
• Manufacturer: Altera
• Series: FLEX-10K®r

Specifications of EPF10K50RI240-4

• Number Of Logic Elements/cells: 2880
• Number Of Labs/clbs: 360
• Total Ram Bits: 20480
• Number Of I /o: 189
• Number Of Gates: 116000
• Voltage - Supply: 4.5 V ~ 5.5 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 240-RQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 544-2240

Figure 6. FLEX 10K Logic Element
14
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Chip-Wide
labctrl1
labctrl2
labctrl3
labctrl4
Reset
data1
data2
data3
data4
Look-Up
Preset
Clear/
Logic
Select
Each LAB provides four control signals with programmable inversion
that can be used in all eight LEs. Two of these signals can be used as clocks;
the other two can be used for clear/preset control. The LAB clocks can be
driven by the dedicated clock input pins, global signals, I/O signals, or
internal signals via the LAB local interconnect. The LAB preset and clear
control signals can be driven by the global signals, I/O signals, or internal
signals via the LAB local interconnect. The global control signals are
typically used for global clock, clear, or preset signals because they
provide asynchronous control with very low skew across the device. If
logic is required on a control signal, it can be generated in one or more LEs
in any LAB and driven into the local interconnect of the target LAB. In
addition, the global control signals can be generated from LE outputs.
Logic Element
The LE, the smallest unit of logic in the FLEX 10K architecture, has a
compact size that provides efficient logic utilization. Each LE contains a
four-input LUT, which is a function generator that can quickly compute
any function of four variables. In addition, each LE contains a
programmable flipflop with a synchronous enable, a carry chain, and a
cascade chain. Each LE drives both the local and the FastTrack
Interconnect. See
Clock
(LUT)
Table
Carry-Out
Carry-In
Chain
Carry
Cascade-Out
Cascade-In
Figure
Cascade
Chain
6.
Register Bypass
D
ENA
CLRN
PRN
Q
Programmable
Register
Altera Corporation
To FastTrack
Interconnect
To LAB Local
Interconnect