MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 714

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
7 699
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
CAN 2.0B Controller Module
While its clocks are stopped, if the TouCAN senses that any one of the aforementioned conditions is no
longer true, it restarts its clocks. The TouCAN then continues to monitor these conditions and stops or
restarts its clocks accordingly.
16.6
The TouCAN can generate one interrupt level to be passed to the CPU. This level is programmed into the
priority level bits in the interrupt configuration register (CANICR). This value determines which interrupt
signal is driven onto the bus when an interrupt is requested.
Each one of the 16 message buffers can be an interrupt source, if its corresponding IMASK bit is set. There
is no distinction between transmit and receive interrupts for a particular buffer. Each of the buffers is
assigned a bit in the IFLAG register. An IFLAG bit is set when the corresponding buffer completes a
successful transmission/reception. An IFLAG bit is cleared when the CPU reads IFLAG while the
associated bit is set, and then writes it back as zero (and no new event of the same type occurs between the
read and the write actions).
The other three interrupt sources (bus off, error and wake up) act in the same way, and have flag bits
located in the error and status register (ESTAT). The bus off and error interrupt mask bits (BOFFMSK and
ERRMSK) are located in CANCTRL0, and the wake up interrupt mask bit (WAKEMSK) is located in the
module configuration register. Refer to
these registers.
The TouCAN module is capable of generating one of the 32 possible interrupt levels on the IMB3. The 32
interrupt levels are time multiplexed on the IMB3 IRQ[0:7] lines. All interrupt sources place their asserted
level on a time multiplexed bus during four different time slots, with eight levels communicated per slot.
The ILBS[0:1] signals indicate which group of eight are being driven on the interrupt request lines.
The level that the TouCAN will drive onto internal IRQ[7:0] signals is programmed in the three Interrupt
Request Level (IRL) bits located in the interrupt configuration register. The two ILBS bits in the ICR
register determine on which slot the TouCAN should drive its interrupt signal. Under the control of ILBS,
each interrupt request level is driven during the time multiplexed bus during one of four different time
slots, with eight levels communicated per time slot. No hardware priority is assigned to interrupts.
Furthermore, if more than one source on a module requests an interrupt at the same level, the system
software must assign a priority to each source requesting at that level.
levels on IRQ with ILBS.
16-20
The TouCAN is not in debug mode, low-power stop mode, or the bus off state
Interrupts
MPC561/MPC563 Reference Manual, Rev. 1.2
Table 16-9. Interrupt Levels
Section 16.7, “Programming
ILBS[0:1]
00
01
10
11
Levels
16:23
24:31
8:15
0:7
Model,” for more information on
Figure 16-7
displays the interrupt
Freescale Semiconductor

Related parts for MPC562MZP56