MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 522

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
7 699
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
QADC64E Legacy Mode Operation
The remaining situations, S6 through S11, show the impact of a queue 1 trigger event occurring during
queue 2 execution. Queue 1 is higher in priority the conversion taking place in queue 2 is aborted, so that
there is not a variable latency time in responding to queue 1 trigger events.
In situation S6
before the conversion is complete, so that queue 1 execution can begin. Queue 2 is considered suspended.
After queue 1 is finished, queue 2 starts over with the first CCW, when the RES (resume) control bit is set
to 0. Situation S7
suspension works the same way.
13-58
Q1
Q2
QS
Q1
Q2
QS
(Figure
(Figure
IDLE
IDLE
0000
0000
IDLE
IDLE
13-32), the conversion initiated by the second CCW in queue 2 is aborted just
13-33) shows that when pause operation is not in use with queue 2, queue 2
Q1:
Q1:
Q2:
T1
T1
1000
MPC561/MPC563 Reference Manual, Rev. 1.2
C1
C1
ACTIVE
Figure 13-31. CCW Priority Situation 5
Figure 13-32. CCW Priority Situation 6
ACTIVE
1000
T2
TOR2
TRIG
1011
C2
C2
T2
PF1
PF1
0100
Q2:
C1
ACTIVE
0110
T2
PAUSE
PAUSE
C2
C1
ACTIVE
0110
PF2
0101 1001 1011
C2
PAUSE
T1
T1
SUSPEND
C3
C3
ACTIVE
ACTIVE
ACTIVE
ACTIVE
1010
T2
TRIG
TOR2
C4
T2
C4
CF1
CF1
C1
C3
ACTIVE
0010
C4
C2
RESUME=0
ACTIVE
0010
CF2
C3
IDLE
IDLE
C4
Freescale Semiconductor
IDLE
0000
CF2
IDLE
0000
QADC S5
QADC S6

Related parts for MPC562MZP56