MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 479

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
7 699
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
register fields can be read or written but reserved fields read zero and writes have no effect. Typically, they
are written once when software initializes the QADC64E and are not changed afterwards.
13.3.6
Control register 1 is the mode control register for the operation of queue 1. The application software
defines the queue operating mode for the queue, and may enable a completion and/or pause interrupt. All
of the control register fields are read/write data. However, the SSE1 bit always reads as zero. Most of the
bits are typically written once when the software initializes the QADC64E, and not changed afterwards.
Freescale Semiconductor
SRESET
13:15
Bits
7:11
Field EMUX
Addr
1:2
4:6
12
0
3
Control Register 1 (QACR1)
MSB
0
0
EMUX
Name
TRG
PSH
PSA
PSL
Details of how to calculate values for PSH, PSA, and PSL, as well as
examples, are given in
Generation.”
1
00
Externally multiplexed mode. The EMUX bit configures the QADC64E for externally multiplexed
mode, which affects the interpretation of the channel numbers and forces the MA[2:0] signals to
be outputs. See
0 Internally multiplexed, 16 possible channels
1 Externally multiplexed, 41 possible channels
Reserved
Trigger assignment. TRG allows the software to assign the ETRIG[2:1] signals to queue 1 and
queue 2.
0 ETRIG1 triggers queue 1; ETRIG2 triggers queue 2
1 ETRIG1 triggers queue 2; ETRIG2 triggers queue 1
Refer to
Reserved
Prescaler clock high time. The PSH field selects the QCLK high time in the prescaler. PSH value
plus 1 represents the high time in IMB3 clocks
Note that this bit location is maintained for software compatibility with previous versions of the
QADC64E. It serves no functional benefit in the MPC561/MPC563 and is not operational.
Prescaler clock low time. The PSL field selects the QCLK low time in the prescaler. PSL value
plus 1 represents the low time in IMB3 clocks
2
Section 13.7.2, “External Trigger Input
TRG
3
0
Figure 13-9. Control Register 0 (QACR0)
MPC561/MPC563 Reference Manual, Rev. 1.2
Table 13-9. QACR0 Bit Descriptions
Table 13-7
0x30 480A (QACR0_A); 0x30 4C0A (QACR0_B)
4
Section 13.5.5, “QADC64E Clock (QCLK)
000
5
for more information.
6
NOTE
7
Description
8
Signals.”
0_0001
PSH
9
10
11
QADC64E Legacy Mode Operation
PSA
12
0
13
PSL
011
14
LSB
15
13-15

Related parts for MPC562MZP56