MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 462

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
7 699
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
U-Bus to IMB3 Bus Interface (UIMB)
12.5.2
The UTSTCREG register is used for factory testing only.
12.5.3
The UIPEND register is a read-only status register which reflects the state of the 32 interrupt levels. The
state of IRQ0 is shown in bit 0, the state of IRQ1 is shown in bit 1 and so on. This register is accessible
only in supervisor mode.
12-8
Bits
4:31
1:2
0
3
Test Control Register (UTSTCREG)
Pending Interrupt Request Register (UIPEND)
HSPEED
IRQMUX
Name
STOP
Stop enable.
0 Enable system clock for IMB3 bus
1 Disable IMB3 system clock
To avoid complications at restart and data corruption, system software must stop each slave on
the IMB3 before setting the STOP bit. Software must also ensure that all IMB3 interrupts have
been serviced before setting this bit.
Interrupt request multiplexing. These bits control the multiplexing of the 32 possible interrupt
requests onto the eight IMB3 interrupt request lines.
00 Disables the multiplexing scheme on the interrupt controller within this interface. What this
01 Enables the IMB3 IRQ control logic to perform a 2-to-1 multiplexing to allow transferring of 16
10 Enables the IMB3 IRQ control logic to perform a 3-to-1 multiplexing to allow transferring of 24
11 Enables the IMB3 IRQ control logic to perform a 4-to-1 multiplexing to allow transferring of 32
Half speed. The HSPEED bit controls the frequency at which the IMB3 runs with respect to the
U-bus. This is a modify-once bit. Software can write the reset value of this bit any number of
times. However, once logic 0 is written to this location, any attempt to rewrite this bit to a logic 1
will have no effect.
0 IMB3 frequency is the same as that of the U-bus
1 IMB3 frequency is one half that of the U-bus
Reserved
means is that the IMB3 IRQ [0:7] signals are non-multiplexed, only providing 8 [0:7] interrupt
request lines to the interrupt controller
[0:15] interrupt sources
[0:23]interrupt sources
[0:31] interrupt sources
MPC561/MPC563 Reference Manual, Rev. 1.2
Table 12-6. UMCR Bit Descriptions
Description
Freescale Semiconductor

Related parts for MPC562MZP56