MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 376

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
7 699
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
External Bus Interface
Figure 9-27
9-36
1
2
External master will be granted external bus ownership if EARP is greater than the internal access priority.
Parked access is instruction or data access from the RCPU which is initiated on the internal bus without
requesting it first in order to improve performance.
Instruction access
External access
Parked access
illustrates the internal finite-state machine that implements the arbiter protocol.
Data access
Table 9-4. Priority Between Internal and External Masters over External Bus
Type
No Longer
Needs the Bus
MPC500 Device
BR = 1
External Device With Higher
Priority than the Current Internal
Bus Master Requests the Bus
BG = 1
BB = three
state
2
IDLE
External Master
Requests Bus
BR = 0
Figure 9-27. Internal Bus Arbitration State Machine
MPC561/MPC563 Reference Manual, Rev. 1.2
external → external/internal
Internal → external
Internal → external
Internal → external
Direction
MCU Needs
the Bus
External Master
Release Bus
Device Owner
MPC500
External
BG = 0
BB = three
state
BG = 1
BB = 0
Owner
Internal Master With Higher
Priority than the External Device
Requires the Bus
EARP (could be programmed to 0 – 7)
MPC500 Device
MPC500 Device
Still Needs
the Bus
BB = 1
Bus
MPC500
BG = 1
BB = three
state
Device
Priority
Wait
0
3
4
BB = 0
Freescale Semiconductor
1

Related parts for MPC562MZP56