MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 321

• Manufacturer Part Number: MPC562MZP56
• Description: IC MPU 32BIT 56MHZ PPC 388-PBGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC562MZP56

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 56MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 64
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• Processor Series: MPC5xx
• Core: PowerPC
• Data Bus Width: 32 bit
• Data Ram Size: 8 KB
• Interface Type: SCI, SPI, UART
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 56
• Number Of Timers: 22
• Operating Supply Voltage: 2.6 V to 5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 2 (10 bit, 32 Channel)
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Request inventory verification / Request inventory verification
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: No

8.7.3.2
The system changes from doze mode to normal-high mode whenever an interrupt is pending from the
interrupt controller.
8.7.3.3
The system switches from deep-sleep mode to normal-high mode if any of the following conditions is met:
In deep-sleep mode the PLL is disabled. The wake-up time from this mode is up to 500 PLL input
frequency clocks. In one-to-one mode the wake-up time may be up to 100 PLL input frequency clocks.
For a PLL input frequency of 4 MHz, the wake-up time is less than 125 µs.
8.7.3.4
Exit from power-down mode is accomplished through hard reset. External logic should assert HRESET in
response to the TEXPS bit being set and TEXP pin being asserted. The TEXPS bit is set by an enabled
RTC, PIT, time base, or decrementer interrupt. The hard reset should be asserted for no longer than the
time it takes for the power supply to wake-up in addition to the PLL lock time. When the TEXPS bit is
cleared (and the TEXP signal is negated), assertion of hard reset sets the bit, causes the pin to be asserted,
and causes an exit from power-down low-power mode. Refer to
more information.
8.7.3.5
Figure 8-9
Freescale Semiconductor
•
•
•
An interrupt is pending from the interrupt controller
An interrupt is requested by the RTC, PIT, or time base
A decrementer exception
shows the flow among the different power modes.
Exiting from Doze Mode
Exiting from Deep-Sleep Mode
Exiting from Power-Down Mode
Low-Power Modes Flow
MPC561/MPC563 Reference Manual, Rev. 1.2
Section 8.8.3, “Keep-Alive
Clocks and Power Control
Power” for
8-19