MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 183

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
7 699
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
subsequent instruction. Blockage refers to the interval from the time an instruction begins execution until
its execution unit is available for a subsequent instruction.
3.13
3.13.1
The RCPU is a 32-bit implementation of the PowerPC ISA architecture. Any reference in the PowerPC
ISA architecture books (UISA, VEA, OEA) regarding 64-bit implementations are not supported by the
core. All registers except the floating-point registers are 32 bits wide.
3.13.2
Reserved fields in instructions are described under the specific instruction definition sections. Unless
otherwise noted, reserved fields should be written with a zero when written and return a zero when read.
Thus, this type of invalid form instructions yield results of the defined instructions with the appropriate
field zero.
In most cases, the reserved fields in registers are ignored on write and return zeros for them on read on any
control register implemented by the MPC561/MPC563. Exception to this rule are bits [16:23] of the
fixed-point exception cause register (XER) and the reserved bits of the machine state register (MSR),
which are set by the source value on write and return the value last set for it on read.
Freescale Semiconductor
User Instruction Set Architecture (UISA)
Computation Modes
Reserved Fields
When the blockage equals the latency, it is not possible to issue another
instruction to the same unit in the same cycle in which the first instruction
is being written back.
1
Refer to Section 7, “Instruction Timing,” in the RCPU Reference Manual
(RCPURM/AD) for details.
Floating-point multiply
Floating-point divide
Instruction Type
Integer load/store
Integer multiply
add or subtract
Floating-point
Floating-point
Integer divide
multiply-add
Table 3-20. Instruction Latency and Blockage
MPC561/MPC563 Reference Manual, Rev. 1.2
Precision
Double
Double
Double
Double
Single
Single
Single
Single
NOTE
See note
Latency
2 to 11
17
10
7
6
4
4
5
4
2
1
1
Blockage
See note
2 to 11
1 or 2
17
10
7
6
4
4
5
4
1
1
1
Central Processing Unit
3-39

Related parts for MPC562MZP56