MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 1011

• Manufacturer Part Number: MPC562MZP56
• Description: IC MPU 32BIT 56MHZ PPC 388-PBGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC562MZP56

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 56MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 64
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• Processor Series: MPC5xx
• Core: PowerPC
• Data Bus Width: 32 bit
• Data Ram Size: 8 KB
• Interface Type: SCI, SPI, UART
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 56
• Number Of Timers: 22
• Operating Supply Voltage: 2.6 V to 5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 2 (10 bit, 32 Channel)
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Request inventory verification / Request inventory verification
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: No

Program trace synchronization messages provide the full address (without leading zeros) and ensure that
development tools fully synchronize with program trace regularly. Synchronization messages provide a
reference address for subsequent BTMs, in which only the unique portion of the program trace address is
transmitted.
It is also recommended that the USIU be programmed to ignore instruction show cycles so as to not impact
U-bus performance; set SIUMCR[NOSHOW]. Synchronization will only occur at changes in program
flow boundaries, and cannot be forced by the READI module. Synchronizations on errors, overflows, as
well as periodic synchronizations will not be deterministic to the nearest instruction, but to the next taken
change in program flow. The start of program trace (enabled via any means) will be also deferred to the
next change in program flow.
Program trace synchronization messages are of the following types:
Freescale Semiconductor
•
•
•
•
•
•
•
•
•
•
•
Upon assertion of an event In (EVTI) signal. If the READI module is not disabled, an EVTI
assertion will cause the next BTM to be a synchronization message (provided the EC field is 0b00
in the DC register).
Upon occurrence of a watchpoint, the next BTM will be a synchronization message (provided
program trace is enabled).
Occurrence of queue overrun. A program trace overrun error occurs when a trace message cannot
be queued due to the queue being full. This causes the message queue to be flushed, and an error
message is placed as the first message in the queue. The error code within the error message will
indicate that program/data/ownership trace overrun has occurred. The next BTM will be a
synchronization message.
Sequential instruction count overflow. When the sequential instruction counter reaches its
maximum count (up to 256 sequential instructions may be executed), the next BTM will be a
program trace synchronization message.The sequential instruction counter is reset.
Upon entering or exiting code compression mode, the next BTM will be a synchronization
message.
The next change-of-flow instruction fetch following VSYNC will be a synchronization message.
Direct branch
Indirect branch
Direct branch with compressed code
Indirect branch with compressed code
Resource full
For program trace synchronization to work, the ICTRL register (refer to
Table
for all changes in the program flow (ISCTL field = 01) if the PTM bit is set
to 0. If the PTM bit is set to 1, ISCTL can be programmed to any value
except no show cycles (ISCTL field = 11).
23.6.11) must be programmed such that show cycle will be performed
MPC561/MPC563 Reference Manual, Rev. 1.2
NOTE
READI Module
24-43